{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:30Z","timestamp":1730280690075,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/latw.2011.5985908","type":"proceedings-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T19:29:25Z","timestamp":1313522965000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Behavioral-level thermal- and aging-estimation flow"],"prefix":"10.1109","author":[{"given":"Sven","family":"Rosinger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Malte","family":"Metzdorf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Domenik","family":"Helms","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Nebel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Hotspot 5 0","year":"0","author":"skadron","key":"ref10"},{"key":"ref11","article-title":"3-D Thermal-ADI: A Linear- Time Chip Level Transient Thermal Simulator","volume":"21","author":"wang","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"Leakage Models for High Level Power Estimation","year":"2009","author":"helms","key":"ref12"},{"journal-title":"Full chip leakage-estimation considering power supply and temperature variations ISLPED","year":"2003","author":"su","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_27"},{"key":"ref4","article-title":"High-Efficiency Green Function-Based Thermal Simulation Algorithms","volume":"26","author":"zhan","year":"0","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"Intel Packaging Databook Chapter 14","article-title":"Ball Grid Array (BGA) Packaging","year":"2010","key":"ref3"},{"journal-title":"CACTI 6 0 A Tool to Model Large Caches Technical report at HP Laboratories","year":"2009","author":"muralimanohar","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.335012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-74442-9_17"},{"key":"ref7","article-title":"Accurate PTV, State, and ABB Aware RTL Blackbox Modeling of Subthreshold, Gate, and PN-Junction Leakage","author":"helms","year":"0","journal-title":"Proc Int'l Workshop Power and Timing Modeling Optimization and Simulation"},{"journal-title":"Intel Packaging Databook Chapter 5","article-title":"Physical Constants of IC Package Materials","year":"2010","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ic.2010.0129"},{"journal-title":"Hybrid Logical-Statistical Simulation with Thermal and IR-Drop Mapping for Degradation and Variation Pre-diction","year":"0","author":"helms","key":"ref9"}],"event":{"name":"2011 12th Latin American Test Workshop - LATW","start":{"date-parts":[[2011,3,27]]},"location":"Beach of Porto de Galinhas, Brazil","end":{"date-parts":[[2011,3,30]]}},"container-title":["2011 12th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5978853\/5985882\/05985908.pdf?arnumber=5985908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:14:59Z","timestamp":1490076899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5985908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/latw.2011.5985908","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}