{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:43:16Z","timestamp":1729640596439,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/latw.2011.5985932","type":"proceedings-article","created":{"date-parts":[[2011,8,16]],"date-time":"2011-08-16T19:29:25Z","timestamp":1313522965000},"page":"1-6","source":"Crossref","is-referenced-by-count":20,"title":["NBTI-aware data allocation strategies for scratchpad memory based embedded systems"],"prefix":"10.1109","author":[{"given":"Cesare","family":"Ferri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitra","family":"Papagiannopoulou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. Iris","family":"Bahar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andrea","family":"Calimera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref11","first-page":"1","article-title":"Characterization of NBTI induced temporal performance degradation in nano-scale SRAM array using IDDQ","author":"kang","year":"2007"},{"key":"ref12","first-page":"289","article-title":"NBTI degradation: from transistor to SRAM ar-rays","author":"huard","year":"0","journal-title":"46th Annual International Reliability Physics Symposium"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785504"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382555"},{"key":"ref18","first-page":"306","article-title":"Cache designs for energy efficiency","author":"su","year":"1995","journal-title":"Proceedings of the 28th Hawaii International Conference on System Sciences"},{"journal-title":"Freescale-QE","article-title":"Freescale low-power QE family processor","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/101.960685"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"ref7","article-title":"Models of process variations in device and interconnect","author":"boning","year":"1999","journal-title":"Design of High Performance Microprocessor Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261387"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","article-title":"Leak-age current mechanisms and leakage reduction techniques in deep-submicrometer cmos circuits","volume":"91","author":"roy","year":"0","journal-title":"Proceding of the IEEE"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.805750"},{"journal-title":"STMicroelectronics-Cortex","article-title":"STMicroelectronics Cortex - M3 cpu","year":"0","key":"ref20"}],"event":{"name":"2011 12th Latin American Test Workshop - LATW","start":{"date-parts":[[2011,3,27]]},"location":"Beach of Porto de Galinhas, Brazil","end":{"date-parts":[[2011,3,30]]}},"container-title":["2011 12th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5978853\/5985882\/05985932.pdf?arnumber=5985932","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T04:48:35Z","timestamp":1497934115000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5985932\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/latw.2011.5985932","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}