{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T10:41:11Z","timestamp":1761561671778},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261230","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T13:09:56Z","timestamp":1344431396000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Simulation of SET faults in a voltage controlled oscillator"],"prefix":"10.1109","author":[{"given":"Walter E.","family":"Calienes Bartra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda L.","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/4.720397"},{"journal-title":"Spice Model Level 49 for 0 25 Micron Cmos Process","year":"2003","author":"rabaey","key":"11"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1142\/6111","author":"montoro","year":"2007","journal-title":"Mosfet Modeling for Circuits Analysis and Design"},{"journal-title":"CMOS RFIC Design Principles Norwood","year":"2007","author":"caverly","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.1982.4336490"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5646-8"},{"journal-title":"Ferramentas Para A Simula91io de Falhas Transientes","year":"2011","author":"calienes bartra","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131342"},{"journal-title":"LABVIEW Graphical Programming","year":"2006","author":"johnson","key":"6"},{"journal-title":"LabVIEW for Everyone Graphical Programming Made Easy and Fun","year":"2006","author":"travis","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.820766"},{"journal-title":"Semiconductor Devices","year":"1998","author":"kano","key":"9"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"2003","author":"rabaey","key":"8"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261230.pdf?arnumber=6261230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T13:10:38Z","timestamp":1562073038000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261230","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}