{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:44:22Z","timestamp":1729611862571,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261231","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T13:09:56Z","timestamp":1344431396000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Low voltage testing for interconnect opens under process variations"],"prefix":"10.1109","author":[{"given":"Jesus","family":"Moreno","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783781"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"journal-title":"Probability random variables and stochastic processes","year":"1991","author":"papoulis","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1002\/0471728527"},{"journal-title":"High Speed CMOS Design Styles","year":"1998","author":"bernstein","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391682"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.811326"},{"key":"12","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1023\/A:1011179007753","article-title":"Detectability conditions of full opens in the interconnections","volume":"17","author":"zenteno","year":"2001","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743133"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5085-z"},{"journal-title":"Critical Reliability Challenges for the International Technology Roadmap for Semiconductors","year":"2003","author":"blish","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041766"},{"year":"0","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/43.177407"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519522"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.485786"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/16.249429"},{"key":"8","doi-asserted-by":"crossref","first-page":"555","DOI":"10.1109\/TEST.1994.527999","article-title":"Residual charge on the faulty floating gate mos transistors","author":"johnson","year":"1994","journal-title":"Ternational Test Conference"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261231.pdf?arnumber=6261231","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,2]],"date-time":"2019-07-02T13:10:35Z","timestamp":1562073035000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261231\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261231","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}