{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:18:33Z","timestamp":1729628313415,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261234","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T13:09:56Z","timestamp":1344431396000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Diagnosis and correction of multiple design errors using critical path tracing and mutation analysis"],"prefix":"10.1109","author":[{"given":"Hanno","family":"Hantson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Urmas","family":"Repinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"213","article-title":"Fast test pattern generation for sequential circuits using decision diagram representations","volume":"16","author":"raik","year":"2000","journal-title":"JETTA Kluwer Academic Publishers"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.1993.346062"},{"year":"0","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560184"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"1","first-page":"30","article-title":"Automating the diagnosis and the rectification of design errors with priam","author":"madre","year":"1989","journal-title":"Proceedings of ICCAD November"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907257"},{"key":"6","article-title":"Automatic error diagnosis and correction for rtl designs","author":"chang","year":"2007","journal-title":"Proc Workshop High-Level Design Validation and Test (HLDVT)"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337569"},{"key":"4","doi-asserted-by":"crossref","first-page":"171","DOI":"10.1007\/3-540-60385-9_11","article-title":"Design error diagnosis in sequential circuits","volume":"987","author":"wahba","year":"1995","journal-title":"Lecture Notes in Computer Science"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1984.5010248"},{"key":"8","article-title":"Highlevel design error diagnosis using backtrace on decision diagrams","author":"raik","year":"2010","journal-title":"IEEE 26th Norchip Conference"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261234.pdf?arnumber=6261234","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T18:37:03Z","timestamp":1497983823000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261234\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261234","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}