{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:00:27Z","timestamp":1725487227451},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261241","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T13:09:56Z","timestamp":1344431396000},"page":"1-6","source":"Crossref","is-referenced-by-count":10,"title":["Automatic generation of an FPGA based embedded test system for printed circuit board testing"],"prefix":"10.1109","author":[{"given":"J.-H.","family":"Meza Escobar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"SachBe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Ostendorff","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-D.","family":"Wuttke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"15","article-title":"A holistic approach of an architecture for tests of fpga based systems with boundary scan","author":"sachbe","year":"2010","journal-title":"GMMIITG-Fachtagung Zuverliissigkeit und Entwurj2010"},{"key":"16","first-page":"86","article-title":"Architecture of an adaptive test system built on fpga","author":"sachbe","year":"2011","journal-title":"Architecture of Computing Systems - ARCS 2011"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ETSYM.2004.1347572"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560208"},{"journal-title":"IEEE Std 1581-IEEE Standard for Static Component Interconnection Test Protocol and Architecture","year":"2011","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805765"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355668"},{"journal-title":"JTAGlBoundary Scan Software CASCON GALAXY IEEEI149 x-GOPEL Electronic","year":"0","key":"2"},{"journal-title":"IEEE Standard Test Access Port and Boundary-Scan Architecture","year":"2001","key":"1"},{"year":"2011","key":"10"},{"key":"7","article-title":"Combining boundary scan with cpu emulation to extend test-coverage","author":"bonnett","year":"2004","journal-title":"ASSET InterTech"},{"key":"6","article-title":"Combining boundary scan and jtag emulation for advanced structural test and diagnostics, whitepaper","author":"ehrenberg","year":"2009","journal-title":"GOPEL Electronic"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457183"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2009.4813799"},{"journal-title":"IEEE Standard for Reduced-Pin and Enhanced-Functionality Test Access Port and Boundary-Scan Architecture","year":"2010","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840311"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261241.pdf?arnumber=6261241","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T17:04:34Z","timestamp":1490115874000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261241\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261241","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}