{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:34Z","timestamp":1730280694983,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261249","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T17:09:56Z","timestamp":1344445796000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Acquiring real-time heating of cells in standard cell designs"],"prefix":"10.1109","author":[{"given":"Andras","family":"Timar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marta","family":"Rencz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"153","article-title":"Thermal modeling of 3d stacks for floorplanning","author":"reitz","year":"2011","journal-title":"Proc 10th THERMINIC Workshop"},{"key":"2","first-page":"61","article-title":"Direct electro-thermal simulation of integrated circuits using standard cad tools","author":"krencker","year":"2010","journal-title":"Proc 10th THERMINIC Workshop"},{"journal-title":"Unified Power Format (UPF )","first-page":"59","year":"2007","key":"10"},{"key":"1","first-page":"19","article-title":"3d electrothermal simulations of analog ics carried out with standard cad tools and veri log-A","author":"krencker","year":"2011","journal-title":"Proc 10th THERMINIC Workshop"},{"key":"7","first-page":"878","article-title":"Compact thermal modeling for temperature-aware design","author":"wei huang","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.64"},{"key":"5","article-title":"Hotspot: A compact thermal modeling methodology for early-stage vlsi design","volume":"14","author":"huang","year":"2005","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"4","article-title":"A case for thermal-aware floorplanning at the microarchitectural level","volume":"8","author":"sankaranarayanan","year":"2005","journal-title":"Journal of 1nstruction-Level Parallelism"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2714(99)00249-8"},{"journal-title":"IEEE Standard Verilog \ufffd Hardware Description Language","year":"2001","author":"society","key":"8"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261249.pdf?arnumber=6261249","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T20:48:51Z","timestamp":1490129331000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261249\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261249","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}