{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T14:49:38Z","timestamp":1758811778765},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,4]]},"DOI":"10.1109\/latw.2012.6261256","type":"proceedings-article","created":{"date-parts":[[2012,8,8]],"date-time":"2012-08-08T13:09:56Z","timestamp":1344431396000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["SET susceptibility estimation of clock tree networks from layout extraction"],"prefix":"10.1109","author":[{"given":"Raul","family":"Chipana","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jorge","family":"Tonfat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"223","article-title":"A cmos design style for logic circuit hardening, reliability physics symposium, 2005","author":"zhang","year":"0","journal-title":"Proceedings 43rd Annual 2005 IEEE International"},{"journal-title":"SEU Hardened Clock Regeneration Circuits Quality of Electronic Design 2009","year":"2009","author":"dash","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-5355-5"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2033997"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751834"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2161886"},{"key":"5","first-page":"215","article-title":"Radiationinduced clock jitter and race, reliability physics symposium, 2005","author":"seifert","year":"0","journal-title":"Proceedings 43rd Annual 2005 IEEE International"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/5.929649"},{"year":"2006","key":"9"},{"journal-title":"Design IP","year":"2011","key":"8"},{"year":"2010","key":"11"}],"event":{"name":"2012 13th Latin American Test Workshop - LATW","start":{"date-parts":[[2012,4,10]]},"location":"Quito, Ecuador","end":{"date-parts":[[2012,4,13]]}},"container-title":["2012 13th Latin American Test Workshop (LATW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6247526\/6261223\/06261256.pdf?arnumber=6261256","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T16:45:16Z","timestamp":1490114716000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6261256\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2012.6261256","relation":{},"subject":[],"published":{"date-parts":[[2012,4]]}}}