{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T01:43:48Z","timestamp":1725414228382},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,4]]},"DOI":"10.1109\/latw.2013.6562685","type":"proceedings-article","created":{"date-parts":[[2013,7,25]],"date-time":"2013-07-25T15:33:21Z","timestamp":1374766401000},"page":"1-5","source":"Crossref","is-referenced-by-count":6,"title":["A test time theorem and its applications"],"prefix":"10.1109","author":[{"given":"Praveen","family":"Venkataramani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Suraj","family":"Sindia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vishwani D.","family":"Agrawal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Power-Aware Testing and Test Strategies for Low-Power Devices","year":"2004","author":"girard","key":"3"},{"journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"2"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2013.200"},{"key":"1","article-title":"Pre-computed asynchronous scan (invited talk)","author":"agrawal","year":"2012","journal-title":"1 3th IEEE Latin American Test Workshop"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2012.112"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783729"},{"journal-title":"Power-Constrained Testing of VLSI Circuits","year":"2002","author":"nicolici","key":"5"},{"journal-title":"Introduction to Advanced System-on-Chip Test Design and Optimization","year":"2005","author":"larsson","key":"4"},{"key":"9","article-title":"Test-time reduction in ate using asynchronous clocking","author":"venkataramani","year":"2012","journal-title":"Proc IEEE Workshop Design Manufacturability Yield"},{"key":"8","article-title":"Reducing ate time for power constrained scan test by asynchronous clocking","author":"venkataramani","year":"2012","journal-title":"Proc IEEE International Test Con!"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548882"}],"event":{"name":"2013 14th Latin American Test Workshop - LATW","start":{"date-parts":[[2013,4,3]]},"location":"Cordoba, Argentina","end":{"date-parts":[[2013,4,5]]}},"container-title":["2013 14th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6554180\/6562651\/06562685.pdf?arnumber=6562685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T16:59:39Z","timestamp":1490201979000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6562685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,4]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2013.6562685","relation":{},"subject":[],"published":{"date-parts":[[2013,4]]}}}