{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:29:14Z","timestamp":1725402554833},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841905","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A unified sequential equivalence checking approach to verify high-level functionality and protocol specification implementations in RTL designs"],"prefix":"10.1109","author":[{"given":"Carlos Ivan Castro","family":"Marquez","sequence":"first","affiliation":[]},{"given":"Marius","family":"Strum","sequence":"additional","affiliation":[]},{"given":"Wang Jiang","family":"Chau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2013","key":"15"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/b105236"},{"year":"2013","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2011.5722241"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2013.6562666"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176449"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-013-5372-1"},{"key":"1","first-page":"154","article-title":"Hardware model checking: Status, challenges, and opportunities","author":"talupur","year":"2011","journal-title":"Formal Methods in Computer-Aided Design (FMCAD)"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371236"},{"year":"2013","key":"7"},{"journal-title":"Equivalence Checking of Digital Circuits Fundamentals","year":"2004","author":"molitor","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ASE.2011.6100143"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2010.5496658"},{"key":"9","first-page":"1500","article-title":"Optimizing equivalence checking for behavioral synthesis","author":"hao","year":"2010","journal-title":"Design Automation and Test in Europe"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090657"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841905.pdf?arnumber=6841905","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:40:46Z","timestamp":1490287246000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841905\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841905","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}