{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:40Z","timestamp":1730280700153,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841909","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Possibilities of defect-size magnification for testing resistive-opens in nanometer technologies"],"prefix":"10.1109","author":[{"given":"Jose L.","family":"Garcia-Gervacio","sequence":"first","affiliation":[]},{"given":"Jaime","family":"Martinez-Castillo","sequence":"additional","affiliation":[]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1179461.1179464"},{"year":"2014","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5256-1"},{"key":"13","first-page":"763","article-title":"Delay Test Scan Flip-Flop: DFT for High Coverage Delay Testing","author":"gefu","year":"2007","journal-title":"International Conference on VLSI Design"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387385"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.62"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231091"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466179"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2008.01.003"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.19"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364476"},{"key":"7","article-title":"Adaptation and evaluation of the output-deviations metric to target small-delay defects in industrial circuits","volume":"99","author":"yilmaz","year":"2010","journal-title":"IEEE Design and Test of Computers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783771"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2012.6221080"},{"journal-title":"The Small Delay Test for Improving the Screen Effectiveness","year":"0","author":"gang","key":"4"},{"key":"9","first-page":"105","article-title":"Experiments in detecting delay faults using multiple higher frequency clocks and results from neighboring die","author":"yan","year":"2003","journal-title":"IEEE International Test Conference"},{"key":"8","first-page":"1353","article-title":"An on-chip clock generation scheme for fasterthan-at-speed delay testing","author":"pei","year":"2010","journal-title":"Conference on Design Automation and Test in Europe"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841909.pdf?arnumber=6841909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:57:07Z","timestamp":1490288227000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841909","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}