{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:11:35Z","timestamp":1725390695380},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841912","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Low cost fault detector guided by permanent faults at the end of FPGAs life cycle"],"prefix":"10.1109","author":[{"given":"Victor M. Goncalves","family":"Martins","sequence":"first","affiliation":[]},{"given":"Frederico","family":"Ferlini","sequence":"additional","affiliation":[]},{"given":"Djones Vinicius","family":"Lettnin","sequence":"additional","affiliation":[]},{"given":"Eduardo Augusto","family":"Bezerra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"13"},{"key":"11","article-title":"Bist architectures and fault emulation","author":"parreira","year":"2006","journal-title":"Proc Latin American Test Workshop (LATW)"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491825"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"journal-title":"Fault-Tolerant System Chapter 2-Hardware Fault Tolerance","year":"2007","author":"koren","key":"1"},{"key":"10","first-page":"839","article-title":"Fault simulation using partially reconfigurable hardware","author":"abilio","year":"2003","journal-title":"Proc Int'l Conf Field-Programmable Logic and Applications (FPL '05)"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCSyst.2012.6188682"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.51"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2009.4806778"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041813"},{"year":"0","key":"9"},{"key":"8","article-title":"A novel methodology for the concurrent test of partial and dynamically reconfigurable srambased fpgas","author":"gericota","year":"2002","journal-title":"Proc of the Design Automation and Test in Europe Conference and Exhibition (DATE)"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841912.pdf?arnumber=6841912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:52:37Z","timestamp":1490287957000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841912\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841912","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}