{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:07:22Z","timestamp":1725797242784},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841923","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Software-based self-test generation for microprocessors with high-level decision diagrams"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[]},{"given":"Anton","family":"Tsertov","sequence":"additional","affiliation":[]},{"given":"Artjom","family":"Jasnetski","sequence":"additional","affiliation":[]},{"given":"Marina","family":"Brik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Logic and System Design of Digital Systems","year":"0","author":"baranov","key":"19"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.77"},{"journal-title":"Analysis and Modeling of Digital Systems","year":"1993","author":"navabi","key":"17"},{"year":"0","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/54.485782"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.3176\/eng.2010.1.06"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2036184"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.186"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2208130"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.15"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-60960-212-3"},{"key":"3","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"Proc of the Design Automation Conference"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164113"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583987"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639687"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/43.913755"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"journal-title":"International Technology Roadmap for Semiconductors ITRS","year":"2001","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219068"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841923.pdf?arnumber=6841923","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:57:04Z","timestamp":1490288224000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841923\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841923","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}