{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:39:31Z","timestamp":1725439171441},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841925","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Schmitt trigger on output inverters of NCL gates for soft error hardening: Is it enough?"],"prefix":"10.1109","author":[{"given":"Ricardo","family":"Guazzelli","sequence":"first","affiliation":[]},{"given":"Guilherme","family":"Heck","sequence":"additional","affiliation":[]},{"given":"Matheus","family":"Moreira","sequence":"additional","affiliation":[]},{"given":"Ney","family":"Calazans","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911339"},{"key":"17","first-page":"633","article-title":"A high-speed asynchronous array multiplier based on multi-threshold semi-static NULL convention logic pipeline","author":"yang","year":"2011","journal-title":"IEEE International Conf on ASIC"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"15","first-page":"55","article-title":"Performance analysis of low power null convention logic units with power cutoff","author":"xuguang","year":"2010","journal-title":"Asia-Pacific Conference on Wearable Computing Syst"},{"key":"16","first-page":"1596","article-title":"Latency & area measurement and optimization of asynchronous nanowire crossbar system","author":"jun","year":"2010","journal-title":"Instrumentation and Measurement Technology Conference"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035449"},{"key":"14","first-page":"217","article-title":"Bit-Wise MTNCL: An ultra-low power bit-wise pipelined asynchronous circuit design methodology","author":"liang","year":"2010","journal-title":"IEEE Int Midwest Symp on Circuits and Systems"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751834"},{"key":"12","first-page":"1","article-title":"Quasi-delay-insensitive circuits are Turingcomplete","author":"manohar","year":"1995","journal-title":"International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2012.14"},{"key":"20","article-title":"Gate mapping automation for asynchronous null conventionlogic circuits","author":"parsan","year":"2013","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2013.6519002"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2010.5548905"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674577"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2008.4616846"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2012.6379003"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187530"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2007.15"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511674730"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657061"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.1996.542821"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000957"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283790"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560237"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2112378"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841925.pdf?arnumber=6841925","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T16:44:22Z","timestamp":1490287462000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841925\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841925","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}