{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:48:59Z","timestamp":1725612539709},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,3]]},"DOI":"10.1109\/latw.2014.6841926","type":"proceedings-article","created":{"date-parts":[[2014,7,28]],"date-time":"2014-07-28T17:26:12Z","timestamp":1406568372000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["Hierarchical identification of NBTI-critical gates in nanoscale logic"],"prefix":"10.1109","author":[{"given":"Sergei","family":"Kostin","sequence":"first","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"Fabian","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"Leticia Maria Bolzani","family":"Poehls","sequence":"additional","affiliation":[]},{"given":"Thiago Santos","family":"Copetti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"74HC\/HCT181 4-bit Arithmetic Logic Unit","year":"1998","key":"13"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.23"},{"journal-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214478"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"10","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc Design Autom Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"6","article-title":"Comparison of reaction-diffusion and atomistic trap-based bti models for logic gates, device and materials reliability","author":"khan","year":"2013","journal-title":"IEEE Transactions"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261238"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985932"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469614"}],"event":{"name":"2014 15th Latin American Test Workshop - LATW","start":{"date-parts":[[2014,3,12]]},"location":"Fortaleza, Brazil","end":{"date-parts":[[2014,3,15]]}},"container-title":["2014 15th Latin American Test Workshop - LATW"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6831761\/6841893\/06841926.pdf?arnumber=6841926","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T17:05:38Z","timestamp":1490288738000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6841926\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2014.6841926","relation":{},"subject":[],"published":{"date-parts":[[2014,3]]}}}