{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:46:51Z","timestamp":1729640811466,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102405","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T15:54:45Z","timestamp":1431100485000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Rejuvenation of nanoscale logic at NBTI-critical paths using evolutionary TPG"],"prefix":"10.1109","author":[{"given":"N.","family":"Palermo","sequence":"first","affiliation":[]},{"given":"V.","family":"Tihhomirov","sequence":"additional","affiliation":[]},{"given":"T.S.","family":"Copetti","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"J.","family":"Raik","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kostin","sequence":"additional","affiliation":[]},{"given":"M.","family":"Gaudesi","sequence":"additional","affiliation":[]},{"given":"G.","family":"Squillero","sequence":"additional","affiliation":[]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[]},{"given":"F.","family":"Vargas","sequence":"additional","affiliation":[]},{"given":"L. Bolzani","family":"Poehls","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref33"},{"article-title":"A Scalable Model Based RTL Framework zamiaCAD for Static Analysis","year":"0","author":"t\u00e5\u00a1epurov","key":"ref32"},{"year":"0","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008202821328"},{"key":"ref10","article-title":"Comparison of Reaction-Diffusion and Atomistic Trap-based BTl Models for Logic Gates","author":"khan","year":"2013","journal-title":"Device and Materials Reliability IEEE Transactions"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469614"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref14","first-page":"370","article-title":"NBTI-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"Proc Design Autom Conf"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973060"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref19","first-page":"411","article-title":"Proactive nbti mitigation for busy functional units in out-of-order microprocessors","author":"li","year":"2010","journal-title":"Design Automation and Test in Europe"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/s10710-005-2985-x"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703295"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1405800"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2011.5985932"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-09426-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2214478"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MASS.2013.32"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261238"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDS.1998.707722"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.040"},{"key":"ref20","first-page":"399","article-title":"Nbti tolerant microarchitecture design in the presence of process variation","author":"fu","year":"2008","journal-title":"Int Symposium on Microarchitecture"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.23"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176465"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2866-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841926"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"44","DOI":"10.1109\/54.867894","article-title":"RT-level ITC'99 benchmarks and first ATPG results","volume":"17","author":"como","year":"2000","journal-title":"IEEE Design & Test of Computers"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s00607-011-0157-9"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102405.pdf?arnumber=7102405","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T11:12:55Z","timestamp":1498216375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102405\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102405","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}