{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:17:10Z","timestamp":1725470230781},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102412","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T15:54:45Z","timestamp":1431100485000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A controllable setup and propagation delay flip-flop design"],"prefix":"10.1109","author":[{"given":"Alexandro","family":"Giron-Allende","sequence":"first","affiliation":[]},{"given":"Victor","family":"Avendano","sequence":"additional","affiliation":[]},{"given":"Esteban","family":"Martinez-Guerrero","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iccsp.2013.6577130"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/WICT.2011.6141253"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010197"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838021"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"227","DOI":"10.1145\/280756.280911","author":"stojanovic","year":"1998","journal-title":"IEEE Int Symp on Low Power Electronics and Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277307"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2041377"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.753687"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885834"},{"key":"ref9","first-page":"147","article-title":"Comparative delay and energy of single edge-triggered and dual edgetriggered pulsed flip-flops for high-performance microprocessors","author":"tschanz","year":"2001","journal-title":"Proc Int Symp Low Power Electron Des"},{"key":"ref1","first-page":"33","author":"wolpert","year":"2008","journal-title":"Proc IEEE Int Symp Defect and Fault Tolerance in VLSI Systems"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102412.pdf?arnumber=7102412","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T11:12:55Z","timestamp":1498216375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102412\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102412","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}