{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:39:18Z","timestamp":1725705558037},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102496","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T11:54:45Z","timestamp":1431086085000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Effective selection of favorable gates in BTI-critical paths to enhance circuit reliability"],"prefix":"10.1109","author":[{"given":"Andres","family":"Gomez","sequence":"first","affiliation":[]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO2\/Hf02 Stacks with FUSI, TiN, Re Gates","author":"zafar","year":"2006","journal-title":"VLSI Technology"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2013.6523590"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2010.0589"},{"key":"ref4","first-page":"1","article-title":"Aging-aware standard cell library design","author":"kiamehr","year":"0"},{"key":"ref3","article-title":"Temperature Impact on NBTI Modeling in the Framework of Technology Scaling","author":"khan","year":"2010","journal-title":"2nd HiPEAC Workshop on Design for Reliability"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380820"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993802"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479834"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.48"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.017"},{"key":"ref1","article-title":"CMOS scaling impacts on Reliability, What do we understand?","author":"khan","year":"2008","journal-title":"19th Annual Workshop on Cir-cuits Systems and Signal Processing (ProRISC 2008)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2014.6841926"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102496.pdf?arnumber=7102496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T14:49:34Z","timestamp":1490366974000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102496\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102496","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}