{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T01:54:37Z","timestamp":1729648477285,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102518","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T15:54:45Z","timestamp":1431100485000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Transformations on the FSMD of the RTL code with combinational logic statements for equivalence checking of HLS"],"prefix":"10.1109","author":[{"given":"Raul Acosta","family":"Hernandez","sequence":"first","affiliation":[]},{"given":"Marius","family":"Strum","sequence":"additional","affiliation":[]},{"given":"Wang Jiang","family":"Chau","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"An equivalence-checking method for scheduling verification in high-level synthesis","volume":"27","author":"karfa","year":"2008","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/43.62794"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/92.894157"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/43.31522"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/TCAD.2003.822105"},{"year":"2007","author":"aho","journal-title":"Compilers Principles Techniques and Tools","key":"ref15"},{"year":"0","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ASPDAC.2011.5722241"},{"year":"2004","author":"molitor","journal-title":"Equivalence Checking of Digital Circuits Fundamentals Principles Methods","key":"ref3"},{"key":"ref6","article-title":"Transaction level modeling: an overview","author":"cai","year":"2003","journal-title":"Proc Int Conf Hardware\/Software Codesign and System Synthesis"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2209291.2209303"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/LATW.2013.6562666","article-title":"Formal equivalence checking between high-level and RTL hardware designs","author":"marquez","year":"2013","journal-title":"14th Latin American Test Workshop (LATW)"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-0504-8","author":"gajski","year":"2009","journal-title":"Embedded System De-sign Modeling Synthesis Verification Chapter 6"},{"key":"ref2","article-title":"Formal Verification for High-Assurance Behavioral Synthesis","author":"ray","year":"2009","journal-title":"Proceedings of ATVA"},{"year":"1999","author":"gajski","journal-title":"High-Level Synthesis Introduction to Chip and System Design","key":"ref1"},{"key":"ref9","article-title":"Automated formal verification of scheduling process using finite state machines with datapath (FSMD)","author":"kim","year":"2004","journal-title":"Proceedings of the 5th International Symposium on Quality Electronic Design"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102518.pdf?arnumber=7102518","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,10]],"date-time":"2023-08-10T07:03:11Z","timestamp":1691650991000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102518\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102518","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}