{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:50Z","timestamp":1730280710338,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102523","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T11:54:45Z","timestamp":1431086085000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Fault-tolerance in FPGA focusing power reduction or performance enhancement"],"prefix":"10.1109","author":[{"given":"C.","family":"Leong","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Semiao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.B.","family":"Santos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.C.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.P.","family":"Teixeira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/FPL.2014.6927447"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/VTS.2007.22"},{"year":"0","key":"ref12"},{"year":"0","key":"ref13"},{"key":"ref4","article-title":"Aging-aware Power or Frequency Tuning with Predictive Fault Detection","volume":"29","author":"semiao","year":"2012","journal-title":"IEEE Design & Test of Computers"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/FPT.2005.1568543"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/ISCAS.2009.5117689"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ASPDAC.2009.4796494"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/1142155.1142167"},{"year":"0","author":"leong","article-title":"Production and Lifetime Performance Enhancement in FPGA Designs","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/MSP.2011.940410"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1007\/s10836-012-5297-0"},{"key":"ref9","article-title":"Fault tolerant methods for reliability in FPGAs","author":"edward","year":"2008","journal-title":"Proc Int Field Programmable Logic Appl (FPL)"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102523.pdf?arnumber=7102523","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T13:55:47Z","timestamp":1490363747000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102523\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102523","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}