{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:59:49Z","timestamp":1725436789492},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/latw.2015.7102525","type":"proceedings-article","created":{"date-parts":[[2015,5,8]],"date-time":"2015-05-08T15:54:45Z","timestamp":1431100485000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["NBTI-aware design of integrated circuits: a hardware-based approach"],"prefix":"10.1109","author":[{"given":"T.","family":"Copetti","sequence":"first","affiliation":[]},{"given":"G. Cardoso","family":"Medeiros","sequence":"additional","affiliation":[]},{"given":"L. Bolzani","family":"Poehls","sequence":"additional","affiliation":[]},{"given":"F.","family":"Vargas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1870109.1870112"},{"article-title":"Adaptative Techniques for Overcoming Performance Degradation due to Aging in Digital Circuits","year":"0","author":"kumar","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560241"},{"journal-title":"74HC\/HCT181 4-bit Arithmetic Logic Unit","article-title":"PHILIPS","year":"1998","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.876041"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.22"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2011.5783784"},{"key":"ref1","article-title":"Models of Process Variations in Device and Interconnect","author":"boning","year":"2000","journal-title":"Design of High Performance Microprocessor Circuits"}],"event":{"name":"2015 16th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2015,3,25]]},"location":"Puerto Vallarta, Mexico","end":{"date-parts":[[2015,3,27]]}},"container-title":["2015 16th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7101754\/7102396\/07102525.pdf?arnumber=7102525","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T17:55:46Z","timestamp":1490378146000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7102525\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2015.7102525","relation":{},"subject":[],"published":{"date-parts":[[2015,3]]}}}