{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:16:22Z","timestamp":1761110182642,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/latw.2016.7483346","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T16:48:27Z","timestamp":1466700507000},"page":"93-98","source":"Crossref","is-referenced-by-count":8,"title":["Evaluating the effects of single event upsets in soft-core GPGPUs"],"prefix":"10.1109","author":[{"given":"Werner","family":"Nedel","sequence":"first","affiliation":[]},{"given":"Fernanda","family":"Lima Kastensmidt","sequence":"additional","affiliation":[]},{"given":"Jose Rodrigo","family":"Azambuja","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2252625"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313841"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2286970"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2303855"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cta.2009.0628"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"908","DOI":"10.1145\/882262.882363","article-title":"Linear algebra operators for GPU implementation of numerical algorithms","volume":"3","author":"kruger","year":"2003","journal-title":"ACM Trans Graph"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2011.6043262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CIISP.2007.369313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IIRW.2010.5706479"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/7298.946456"},{"journal-title":"7AMD Graphics Cores Next Architecture","year":"0","key":"ref2"},{"journal-title":"NVIDIA Next Generation CUDA Compute Architecture Fermi","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784522"}],"event":{"name":"2016 17th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2016,4,6]]},"location":"Foz do Iguacu","end":{"date-parts":[[2016,4,8]]}},"container-title":["2016 17th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7477975\/7483323\/07483346.pdf?arnumber=7483346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,23]],"date-time":"2020-06-23T20:42:33Z","timestamp":1592944953000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7483346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2016.7483346","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}