{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T19:46:32Z","timestamp":1725651992648},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/latw.2016.7483352","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T12:48:27Z","timestamp":1466686107000},"page":"129-134","source":"Crossref","is-referenced-by-count":10,"title":["Comparative study of Bulk, FDSOI and FinFET technologies in presence of a resistive short defect"],"prefix":"10.1109","author":[{"given":"Amit","family":"Karel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mariane","family":"Comte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Galliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florence","family":"Azais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2009.2032615"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560065"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/365689"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537930"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2040094"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.72"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2009.5318794"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2010.5703287"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2012.6330653"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref7","article-title":"Fully-Depleted SOI CMOS Circuits and Technology for ultra-low power aaplication","author":"takayasu","year":"2006","journal-title":"Springer"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref1","first-page":"1","article-title":"CMOS technology after reaching the scale limit","author":"iwai","year":"2008","journal-title":"8th International Workshop on Junction Technology IWJT"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.135"}],"event":{"name":"2016 17th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2016,4,6]]},"location":"Foz do Iguacu, Brazil","end":{"date-parts":[[2016,4,8]]}},"container-title":["2016 17th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7477975\/7483323\/07483352.pdf?arnumber=7483352","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T11:02:51Z","timestamp":1475146971000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483352\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2016.7483352","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}