{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T16:35:50Z","timestamp":1725726950228},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/latw.2016.7483353","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T16:48:27Z","timestamp":1466700507000},"page":"135-140","source":"Crossref","is-referenced-by-count":1,"title":["On-silicon validation of a benchmark generation methodology for effectively evaluating combinational cell library design"],"prefix":"10.1109","author":[{"given":"M.","family":"De Carvalho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Altieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Puricelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Butzen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R. P.","family":"Ribas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Fabris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.74"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228857"},{"key":"ref10","first-page":"8","article-title":"Delay defect characteristics and testing strategies","author":"kim","year":"2003","journal-title":"IEEE Design & Test of Computers"},{"key":"ref6","first-page":"173","article-title":"Benchmark circuits improve the quality of a standard cell library","author":"lin","year":"0","journal-title":"Asia and South Pacific Design Automation Conference (ASP-DAC)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.11.012"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228859"},{"key":"ref12","article-title":"A rapid yield learning flow based on production integrated layout-aware diagnosis","author":"keirn","year":"2006","journal-title":"IEEE International Test Conference (ITC)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1990.186174"},{"article-title":"System and method for designing, fabricating and testing multiple cell test structures to validate a cell library","year":"1998","author":"heavlin","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643608"},{"article-title":"Library test circuit and library test method","year":"2007","author":"salgunan","key":"ref9"},{"article-title":"Optimization of circuit designs using a continuous spectrum of library cells","year":"2003","author":"de dood","key":"ref1"}],"event":{"name":"2016 17th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2016,4,6]]},"location":"Foz do Iguacu","end":{"date-parts":[[2016,4,8]]}},"container-title":["2016 17th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7477975\/7483323\/07483353.pdf?arnumber=7483353","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T15:02:52Z","timestamp":1475161372000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483353\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/latw.2016.7483353","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}