{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T19:03:42Z","timestamp":1725735822328},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/latw.2016.7483366","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T16:48:27Z","timestamp":1466700507000},"page":"183-188","source":"Crossref","is-referenced-by-count":8,"title":["Dependable on-chip infrastructure for dependable MPSOCs"],"prefix":"10.1109","author":[{"given":"Michael A.","family":"Kochte","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans-Joachim","family":"Wunderlich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-014-5484-2"},{"key":"ref32","first-page":"295","article-title":"Se-curing Access to Reconfigurable Scan Networks","author":"baranowski","year":"2013","journal-title":"Proc IEEE Asian Test Symposium (ATS)"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116256"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2014.2304492"},{"key":"ref36","first-page":"24","article-title":"Formal verification of secure reconfigurable scan network infrastructure","author":"kochte","year":"2016","journal-title":"IEEE European Test Symposium (ETS) accepted for publication"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391266"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651903"},{"key":"ref10","article-title":"Fault management in an IEEE P1687 (IJTAG) environment","author":"larsson","year":"2012","journal-title":"Proc IEEE Int'l Symp Design and Diagnostics of Electronic Circuits Systems (DDECS)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2009.4813798"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584044"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.74"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569354"},{"journal-title":"IEEE Computer Society","article-title":"IEEE Standard for Test Access Port and Boundary-Scan Architecture 1149.1–2013","year":"2013","key":"ref15"},{"journal-title":"IEEE Computer Society","year":"2014","key":"ref16"},{"key":"ref17","article-title":"Industrial challenges of bugs and defects","author":"kumar","year":"2013","journal-title":"NSF\/SRC\/DFG Joint Workshop on Bugs and Defects in Electronic Systems The Next Frontier"},{"key":"ref18","first-page":"268","article-title":"A technique for fault diagnosis of defects in scan chains","author":"guo","year":"2001","journal-title":"Proc IEEE International Test Conference (ITC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2008.13"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319691"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2011.5783594"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.7447934"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7563-8"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1018130"},{"journal-title":"Introduction to Hardware Security and Trust","year":"2011","author":"tehranipoor","key":"ref29"},{"journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability","year":"2010","author":"wang","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2019978"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.77"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.2"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401555"},{"article-title":"Scan Chain Verification Using Symbolic Simulation","year":"0","author":"kamepalli","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2699863"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1990.124822"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2013.57"},{"article-title":"Test of reconfigurable scan-networks","year":"2013","author":"schaal","key":"ref26"},{"key":"ref25","first-page":"55","article-title":"An Optimal Test Sequence for the JTAGIIEEE P 1149.1 Test Access Port Controller","author":"dahbura","year":"1989","journal-title":"Proc IEEE International Test Conference (ITC)"}],"event":{"name":"2016 17th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2016,4,6]]},"location":"Foz do Iguacu, Brazil","end":{"date-parts":[[2016,4,8]]}},"container-title":["2016 17th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7477975\/7483323\/07483366.pdf?arnumber=7483366","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T15:02:57Z","timestamp":1475161377000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483366\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/latw.2016.7483366","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}