{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T06:14:56Z","timestamp":1761718496795,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,4]]},"DOI":"10.1109\/latw.2016.7483368","type":"proceedings-article","created":{"date-parts":[[2016,6,23]],"date-time":"2016-06-23T16:48:27Z","timestamp":1466700507000},"page":"195-200","source":"Crossref","is-referenced-by-count":10,"title":["Three-Independent-Gate Transistors: Opportunities in digital, analog and RF applications"],"prefix":"10.1109","author":[{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Romain","family":"Magni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehdi","family":"Hasan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ross","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Berardi Sensale","family":"Rodriguez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Frederic","family":"Christmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edith","family":"Beigne","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"672","article-title":"Power-Gated Differential Logic Style Based on Double-Gate Controllable Polarity Transistors","volume":"60","author":"arnani","year":"2013","journal-title":"IEEE Trans CAS-II"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2014.6865471"},{"key":"ref12","article-title":"Digital, Analog and RF Design Opportunities of Three-Independent-Gate Transistors","author":"gaillardon","year":"2016","journal-title":"Technical Digest of ISCAS"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2015.2482123"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572294"},{"key":"ref15","article-title":"Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis","author":"ben","year":"2009","journal-title":"DATE Tech Dig"},{"key":"ref16","article-title":"A successive Cancellation Decode ASIC for a 1024-Bit Polar Code in 180nm CMOS","author":"mishra","year":"2012","journal-title":"A-SSCC Dig Tech"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.542737"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.tcs.2004.12.026"},{"key":"ref19","article-title":"The grn\/ID Methodology, a sizing tool for low-voltage analog CMOS Circuits","author":"jespers","year":"2010","journal-title":"Springer"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2012.05.035"},{"key":"ref4","article-title":"Polarity control in double-gate, gate-alI-around vertically stacked silicon nanowire FETs","author":"de marchi","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1063\/1.4802208"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref6","article-title":"A Schottky-Barrier Silicon FinFET with 6.0mV\/dec Subthreshold Slope over 5 Decades of Current","author":"zhang","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2011.11.007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref8","article-title":"Advanced System on a Chip Design Based on Controllable-Polarity FETs","author":"gaillardon","year":"2014","journal-title":"DATE Tech Dig"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2015.7059012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref9","first-page":"2851","article-title":"Con-figurable Circuits Featuring Dual-Threshold-Voltage Design with Three-Independent-Gate Silicon Nanowire FETs","volume":"61","author":"zhang","year":"2014","journal-title":"IEEE Trans CAS"},{"key":"ref1","article-title":"A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 J-Lm 2SRAM cell size","author":"natarajan","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.535416"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1063\/1.3632058"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E94.C.334"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.4821250"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.2478\/s11772-011-0033-3"},{"key":"ref26","article-title":"Low-frequency noise in advanced MOS devices","author":"von haartman","year":"2007","journal-title":"Springer"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.12.002"}],"event":{"name":"2016 17th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2016,4,6]]},"location":"Foz do Iguacu","end":{"date-parts":[[2016,4,8]]}},"container-title":["2016 17th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7477975\/7483323\/07483368.pdf?arnumber=7483368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,9,29]],"date-time":"2016-09-29T15:02:58Z","timestamp":1475161378000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7483368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,4]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/latw.2016.7483368","relation":{},"subject":[],"published":{"date-parts":[[2016,4]]}}}