{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:31:52Z","timestamp":1730280712130,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/latw.2017.7906742","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T17:12:09Z","timestamp":1493053929000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Fault injection methodology for single event effects on clock-gated ASICs"],"prefix":"10.1109","author":[{"given":"Luis Alberto","family":"Contreras Benites","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2012.6376818"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2011.5963919"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2273938"},{"journal-title":"The Brazilian Multiuser Project (PMUB)","year":"0","key":"ref13"},{"journal-title":"Cadence Inc Encounter RTL Compiler User Guide","year":"0","key":"ref4"},{"journal-title":"Synopsys's Design Compiler User Guide","year":"0","key":"ref3"},{"key":"ref6","first-page":"125","author":"heijmen","year":"2011","journal-title":"Soft Errors from Space to Ground Historical Overview Empirical Evidence and Future Trends"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"journal-title":"Technique for radiation effects mitigation in ASICs and FPGAs handbook","article-title":"ECSS Secretary","year":"2016","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2011.6139440"},{"journal-title":"Power-Efficient System Design","year":"2010","author":"ranjan","key":"ref1"},{"key":"ref9","first-page":"106","article-title":"A review of clock gating techniques","volume":"2","author":"jagrit","year":"2011","journal-title":"MIT International Journal of Electronics and Communication Engineering 1"}],"event":{"name":"2017 18th IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2017,3,13]]},"location":"Bogota","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7899159\/7906734\/07906742.pdf?arnumber=7906742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T01:01:05Z","timestamp":1587085265000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7906742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2017.7906742","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}