{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T23:31:38Z","timestamp":1723332698770},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/latw.2017.7906747","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T21:12:09Z","timestamp":1493068329000},"source":"Crossref","is-referenced-by-count":6,"title":["Evaluation of fault attack detection on SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Benevenuti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.19"},{"key":"ref3","first-page":"2","author":"skorobogatov","year":"2003","journal-title":"Optical Fault Induction Attacks"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.21236\/ADA434781"},{"key":"ref6","first-page":"1","author":"leveugle","year":"2011","journal-title":"Towards Virtual Fault-based Attacks for Security Validation"},{"key":"ref11","author":"inc","year":"2016","journal-title":"7 Series FPGAs packaging and pinout Product specification UG475 (v1 14)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2369008"},{"key":"ref8","article-title":"Secure smartcard design against laser fault injection","author":"derouet","year":"0","journal-title":"Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007)"},{"key":"ref7","first-page":"132","author":"tonfat","year":"2016","journal-title":"Method to Analyze the Susceptibility of HLS Designs in SRAM-Based FPGAs Under Soft Errors"},{"key":"ref2","first-page":"37","author":"boneh","year":"1997","journal-title":"On the Importance of Checking Cryptographic Protocols for Faults"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.79"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"}],"event":{"name":"2017 18th IEEE Latin American Test Symposium (LATS)","location":"Bogota, Colombia","start":{"date-parts":[[2017,3,13]]},"end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7899159\/7906734\/07906747.pdf?arnumber=7906747","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,3]],"date-time":"2017-10-03T01:41:53Z","timestamp":1506994913000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7906747\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2017.7906747","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}