{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,15]],"date-time":"2025-08-15T02:22:04Z","timestamp":1755224524476,"version":"3.43.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,3,1]],"date-time":"2017-03-01T00:00:00Z","timestamp":1488326400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/latw.2017.7906749","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T17:12:09Z","timestamp":1493053929000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Mixed signal verification to avoid integration mismatch in complex SoCs"],"prefix":"10.1109","author":[{"given":"Vin\u00edcius","family":"Martins","sequence":"first","affiliation":[{"name":"IC Training Center of University of São Paulo (CT3), São Paulo, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang Jiang","family":"Chau","sequence":"additional","affiliation":[{"name":"PPGEE, School of Engineering, USP, São Paulo, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jerson Paulo","family":"Guex","sequence":"additional","affiliation":[{"name":"IC Training Center of University of São Paulo (CT3), São Paulo, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"AVM Tutorial","year":"2012","author":"aggarwal","key":"ref10"},{"article-title":"System Verilog Verification Methodology Manual","year":"2012","author":"shetty","key":"ref11"},{"journal-title":"Ovm world Open verification methodology","year":"2009","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0968-8"},{"journal-title":"A S Initiative","year":"2014","key":"ref14"},{"journal-title":"A Practical Guide to Adopting the Universal Verification Methodology (UVM)","year":"2013","author":"meale","key":"ref15"},{"article-title":"Metric Driven Verification of Mixed-Signal Designs","year":"2011","author":"khan","key":"ref16"},{"key":"ref17","article-title":"Metodologia de Verificação Funcional para Circuitos Analógicos Mestre, PROGRAMA DE PÓS-GRADUÇÃAO EM ENGENHARIA ELETRICA","author":"fonseca","year":"2009","journal-title":"Dissertacao de Mestrado Universidade Federal Do Rio Grande Do Norte"},{"key":"ref18","article-title":"System-Level Analysis for a New SBCD Transponder SoC","author":"negreiros","year":"2015","journal-title":"SBMICRO-WCAS Salvador-BA"},{"journal-title":"CI-Brasil","year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PRIME.2014.6872709"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744921"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243779"},{"key":"ref5","first-page":"4","article-title":"Study Case of Mixed Verification Flow to cope Analog Mixed Signal Mismatch Integration","volume":"1","author":"martins","year":"2016","journal-title":"SBMICRO - WCAS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894327"},{"key":"ref7","first-page":"237","article-title":"Constraint random stimuli and functional coverage on mixed signal verification","author":"iliu","year":"0","journal-title":"2014 International Semiconductor Conference (CAS) CAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVDAT.2015.7208152"},{"journal-title":"IEEE 1647\/D3","first-page":"1","year":"2016","key":"ref1"},{"journal-title":"Maximizing Verification Productivity eVC Reuse Methodology (eRM)","year":"0","key":"ref9"}],"event":{"name":"2017 18th IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2017,3,13]]},"location":"Bogota, Colombia","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7899159\/7906734\/07906749.pdf?arnumber=7906749","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,12]],"date-time":"2025-08-12T17:52:57Z","timestamp":1755021177000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7906749\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/latw.2017.7906749","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}