{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:52:10Z","timestamp":1725447130397},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.1109\/latw.2017.7906757","type":"proceedings-article","created":{"date-parts":[[2017,4,24]],"date-time":"2017-04-24T17:12:09Z","timestamp":1493053929000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Identifying high variability speed-limiting paths under aging"],"prefix":"10.1109","author":[{"given":"Ankush","family":"Srivastava","sequence":"first","affiliation":[]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Adit D","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Kewal K","family":"Saluja","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369932"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173321"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.911380"},{"year":"0","key":"ref13","article-title":"Cadence design systems"},{"journal-title":"A circuit-level perspective of opportunities and limitations for gigascale integration","year":"2001","author":"bowman","key":"ref14"},{"journal-title":"The Impact of Interconnect Process Variations and Size Effects for Gigascale Integration","year":"2009","author":"lopez","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320885"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860615"},{"key":"ref3","article-title":"Path-based approach to identify timing critical paths under aging","author":"srivastava","year":"0","journal-title":"IEEE Workshop on RTL and High Level Testing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369860"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2238237"},{"key":"ref8","article-title":"The impact of nbti effect on combinational circuit: Modeling, simulation, and analysis","author":"wang","year":"2015","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861100"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.56"},{"key":"ref1","article-title":"Effect of static stress in burn-in environment on yield of complex designs","author":"srivastava","year":"0","journal-title":"IEEE Workshop on RTL and High Level Testing"},{"key":"ref9","article-title":"A methodology for identifying high timing variability paths in complex designs","author":"srivastava","year":"0","journal-title":"Proc of ATS"}],"event":{"name":"2017 18th IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2017,3,13]]},"location":"Bogota, Colombia","end":{"date-parts":[[2017,3,15]]}},"container-title":["2017 18th IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7899159\/7906734\/07906757.pdf?arnumber=7906757","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T16:15:20Z","timestamp":1494864920000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7906757\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/latw.2017.7906757","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}