{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T04:03:34Z","timestamp":1727064214145},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8347233","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T18:51:33Z","timestamp":1524768693000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Reliability evaluation on interfacing with AXI and AXI-S on Xilinx Zynq-7000 AP-SoC"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Benevenuti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"132","author":"tonfat","year":"2016","journal-title":"Method to Analyze the Susceptibility of HLS Designs in SRAM-Based FPGAs Under Soft Errors"},{"key":"ref3","first-page":"202","author":"dos santos","year":"2017","journal-title":"Applying TMR in Hardware Accelerators Generated by High-Level Synthesis Design Flow for Mitigating Multiple Bit Upsets in SRAM-Based FPGAs"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2015.7336716"},{"journal-title":"User Guide UG116","article-title":"Device reliability report: First half 2017","year":"2017","key":"ref5"},{"key":"ref8","article-title":"Soft error mitigation using prioritized essential bits","author":"le","year":"2012","journal-title":"Application Note XAPP"},{"journal-title":"Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices","year":"2006","key":"ref7"},{"journal-title":"User Guide UG479","article-title":"7 Series DSP48E1 slices","year":"2016","key":"ref2"},{"journal-title":"Xilinx Inc","article-title":"Zynq-7000 All Programmable SoC: Technical reference manual","year":"2017","key":"ref1"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2018,3,12]]},"location":"Sao Paulo","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08347233.pdf?arnumber=8347233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T20:23:52Z","timestamp":1526934232000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8347233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8347233","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}