{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T20:48:17Z","timestamp":1768423697244,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8347236","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T18:51:33Z","timestamp":1524768693000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["A flexible stand-alone FPGA-based ATE for ASIC manufacturing tests"],"prefix":"10.1109","author":[{"given":"Dionisio","family":"de Carvalho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruno","family":"Sanches","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"De Carvalho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wilhelmus","family":"Van Noije","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Upgrade of the alice time projection chamber","author":"collaboration","year":"2014","journal-title":"CERN-LHCC-2013-020 ALICE-TDR-016 Tech Rep"},{"key":"ref11","author":"ko","year":"0","journal-title":"Functional Scan Design at RTL"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8297-1"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2009.5012141"},{"key":"ref14","year":"2017","journal-title":"Sockit [Online] Available"},{"key":"ref15","article-title":"Avalon Interface Specifications","year":"2015","journal-title":"Altera Tech Rep"},{"key":"ref4","volume":"7","author":"higgins","year":"2006","journal-title":"ITB"},{"key":"ref3","year":"2017","journal-title":"Teseda [Online] Available"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/11\/02\/C02088"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IDAACS.2009.5343031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/1748-0221\/10\/01\/C01038"},{"key":"ref7","author":"collaboration","year":"2013","journal-title":"ALICE Technical Design Report of the Time Projection Chamber"},{"key":"ref2","author":"sethuram","year":"2008","journal-title":"Reducing digital test volume using test point insertion"},{"key":"ref1","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref9","year":"2017","journal-title":"Wafer map convert [Online] Available"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","location":"Sao Paulo","start":{"date-parts":[[2018,3,12]]},"end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08347236.pdf?arnumber=8347236","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T20:23:44Z","timestamp":1526934224000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8347236\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8347236","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}