{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:22:58Z","timestamp":1772119378839,"version":"3.50.1"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8349668","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T22:51:33Z","timestamp":1524783093000},"page":"1-4","source":"Crossref","is-referenced-by-count":33,"title":["Automated design flow for applying Triple Modular Redundancy (TMR) in complex digital circuits"],"prefix":"10.1109","author":[{"given":"Luis Alberto Contreras","family":"Benites","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Susceptibility of Redundant Versus Singular Clock Domains Implemented in SRAM-Based FPGA TMR Designs","author":"berg","year":"2016","journal-title":"Hardened Electronics and Radiation Technology Technical Interchange Meeting"},{"key":"ref11","article-title":"Using Logic Equivalence Checking To Verify the Output of Automated Mitigation Insertion","author":"platzker","year":"2011","journal-title":"Proceedings RADECS 2011"},{"key":"ref12","article-title":"Verification of Triple Modular Redundancy (TMR) Insertion for Reliable and Trusted Systems","author":"berg","year":"2016","journal-title":"2016 MRQW Microelectronics Reliability and Qualification Working Meeting"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.7717\/peerj-cs.21"},{"key":"ref4","article-title":"Single Event Effects mitigation with TMRG tool","author":"kulis","year":"2016","journal-title":"Topical Workshop on Electronic for Particle Physics"},{"key":"ref3","article-title":"Automatic generation of fault tolerant VHDL designs in RTL","author":"luis","year":"2001","journal-title":"FDL (Forum on Design Languages)"},{"key":"ref6","year":"0","journal-title":"Cadence Academic Network"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.57"},{"key":"ref8","first-page":"93","article-title":"Design flow and techniques for fault-tolerant ASIC","author":"stamenkovi","year":"2013","journal-title":"Proc Int Symp Phys Failure Anal Integr Circ"},{"key":"ref7","year":"0","journal-title":"CI-Brasil"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998396"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref9","first-page":"33","author":"niknahad","year":"2013","journal-title":"Using Fine Grain Approaches for Highly Reliable Design of FPGA-based Systems in Space"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","location":"Sao Paulo","start":{"date-parts":[[2018,3,12]]},"end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08349668.pdf?arnumber=8349668","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,29]],"date-time":"2018-05-29T00:39:42Z","timestamp":1527554382000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8349668\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8349668","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}