{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:32:15Z","timestamp":1730280735284,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8349670","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T22:51:33Z","timestamp":1524783093000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Fault-tolerant architecture with full recovery under presence of SEU"],"prefix":"10.1109","author":[{"given":"Augusto","family":"Einsfeldt","sequence":"first","affiliation":[]},{"given":"Renato","family":"Giacomini","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"672","author":"zeng","year":"1999","journal-title":"Finite state machine with concurrent error detection"},{"key":"ref11","first-page":"1","author":"layton","year":"2005","journal-title":"Evaluation of Reliability and Data Retention of an Irradiated Nonvolatile Memory"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2003.816568"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168758"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"key":"ref3","first-page":"75","article-title":"A survey of radiation hardening by design (rhbd) techniques for electronic systems for space application","volume":"7","author":"trivedi","year":"2016","journal-title":"Int J Electron Commun Eng Technol"},{"key":"ref6","first-page":"6","author":"julai","year":"2012","journal-title":"Error detection and correction of single event upset (SEU) tolerant latch"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246232"},{"key":"ref7","volume":"3","author":"ravi","year":"2013","journal-title":"A Novel Design of D-Flip Flop Using New RR Fault Tolerant Reversible Logic Gate"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584063"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.28"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374972"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2018,3,12]]},"location":"Sao Paulo","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08349670.pdf?arnumber=8349670","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,22]],"date-time":"2018-05-22T00:23:55Z","timestamp":1526948635000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8349670\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8349670","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}