{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:23:26Z","timestamp":1725611006270},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8349688","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T22:51:33Z","timestamp":1524783093000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Superimposed in-circuit debugging for self-healing FPGA overlays"],"prefix":"10.1109","author":[{"given":"Alexandra","family":"Kourfali","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dirk","family":"Stroobandt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2291659"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2016.95"},{"journal-title":"MiCAP Micro-reconfigurable Configuration Access Port","year":"2015","author":"kulkarni","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ITCC.2002.1000371"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"journal-title":"Synopsys","article-title":"Identify RTL Debugger","year":"2017","key":"ref4"},{"journal-title":"Altera","article-title":"SignalTap II Embedded Logic Analyzer","year":"2016","key":"ref3"},{"journal-title":"Signal","year":"2016","key":"ref6"},{"journal-title":"Mentor Graphics","article-title":"Certus Silicon Debug","year":"2016","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref7","first-page":"186","author":"sekanina","year":"2003","journal-title":"Virtual Reconfigurable Circuits for Real-World Applications of Evolvable Hardware"},{"journal-title":"Xilinx","article-title":"ChipScope Integrated Logic Analyzer","year":"2016","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645516"},{"key":"ref9","first-page":"1","article-title":"Pixie: A heterogeneous virtual coarse-grained reconfigurable array for high performance image processing applications","author":"kulkarni","year":"2017","journal-title":"3rd International Workshop on Overlay Architectures for FPGAs (OLAF 2017)"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2018,3,12]]},"location":"Sao Paulo","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08349688.pdf?arnumber=8349688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,22]],"date-time":"2018-05-22T00:23:39Z","timestamp":1526948619000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8349688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8349688","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}