{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:21:45Z","timestamp":1772119305809,"version":"3.50.1"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8349690","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T18:51:33Z","timestamp":1524768693000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Challenges and emerging solutions in testing HBM IO & systems"],"prefix":"10.1109","author":[{"given":"Salem","family":"Abdennadher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Altmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Xue","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"JEDEC Solid State Technology Association-JESD 235","volume":"1","year":"2015","journal-title":"JEDEC Spec High Bandwidth Memory (HBM) DRAM Specification Rev"},{"key":"ref3","first-page":"1","article-title":"Recent advances and new trends in nanotechnology and 3D integration for semiconductor industry","author":"lau","year":"2012","journal-title":"3D Systems Integration Conference"},{"key":"ref10","year":"2017","journal-title":"DesignWare HBM2 PHY Datasheet"},{"key":"ref6","year":"0","journal-title":"SKHynix Inc -8Gb HBM M-die datasheet Stacked Die H5VR16ESM2H-xxC H5VR16ESM4H-xxC H5VR16ESM8H-xxC"},{"key":"ref11","article-title":"IEEE std 1500, Embedded Core Test","year":"2005","journal-title":"IEEE P1500 Web Site"},{"key":"ref5","year":"0","journal-title":"Samsung Semiconductor-8Gb B-die HBM datasheet KHA821201B KHA841801B KHA881901B"},{"key":"ref8","article-title":"hynix Inc High-Bandwidth Memory (HBM) Test Challengesand Solutions","author":"jun","year":"2016","journal-title":"EE Design"},{"key":"ref7","first-page":"201","article-title":"(SKHynix Inc.) Paul Silvestri (Amkor Technology Inc.), Bill Isaacson (eSilicon Corporation), Brian Daellenbach (Northwest Logic)-High-Bandwidth Memory White Paper","author":"tran","year":"0","journal-title":"Start Your HBM\/2 5D Design Today"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2009.0127"},{"key":"ref9","article-title":"SK hynix Inc HBM (High Bandwidth Memory) for 2.5D","author":"jun","year":"2015","journal-title":"SEMICON"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388565"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","location":"Sao Paulo","start":{"date-parts":[[2018,3,12]]},"end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08349690.pdf?arnumber=8349690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T20:23:57Z","timestamp":1526934237000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8349690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8349690","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}