{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:47:57Z","timestamp":1725425277996},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,3]]},"DOI":"10.1109\/latw.2018.8349696","type":"proceedings-article","created":{"date-parts":[[2018,4,26]],"date-time":"2018-04-26T18:51:33Z","timestamp":1524768693000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Impact of process variations on the detectability of resistive short defects: Comparative analysis between 28nm Bulk and FDSOI technologies"],"prefix":"10.1109","author":[{"given":"Amit","family":"Karel","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florence","family":"Azais","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mariane","family":"Comte","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Galliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571903"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ULIS.2015.7063768"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911338"},{"key":"ref13","article-title":"Fully-Depleted SOI CMOS Circuits and Technology for ultra-low power aaplication","author":"takayasu","year":"2006","journal-title":"Springer"},{"key":"ref14","first-page":"1","article-title":"Performance analysis of multi-VT design solutions in 28nm FD-SOI technology","author":"pelloux-prayer","year":"2013","journal-title":"Proc SOI-3D-Subthresho1d Microelectronics Technology Unified Conference (S3S)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512635"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2021728"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.200"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.913382"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653611"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2016.7483352"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.04.001"},{"key":"ref2","first-page":"1","article-title":"CMOS technology after reaching the scale limit","author":"iwai","year":"2008","journal-title":"8th International Workshop on Junction Technology (IWJT)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCD.2004.1263404"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.102"}],"event":{"name":"2018 IEEE 19th Latin-American Test Symposium (LATS)","start":{"date-parts":[[2018,3,12]]},"location":"Sao Paulo","end":{"date-parts":[[2018,3,14]]}},"container-title":["2018 IEEE 19th Latin-American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8340944\/8347228\/08349696.pdf?arnumber=8349696","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,21]],"date-time":"2018-05-21T20:23:43Z","timestamp":1526934223000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8349696\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/latw.2018.8349696","relation":{},"subject":[],"published":{"date-parts":[[2018,3]]}}}