{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T15:36:20Z","timestamp":1762011380333,"version":"build-2065373602"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704566","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:07Z","timestamp":1556837587000},"page":"1-5","source":"Crossref","is-referenced-by-count":7,"title":["SoC Memory Test Optimization using NXP MTR Solutions"],"prefix":"10.1109","author":[{"given":"Rodrigo","family":"Zeli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reinaldo","family":"Silveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qadeer","family":"Qureshi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"SW-based transparent in-field memory testing","author":"bernardi","year":"2005","journal-title":"2015 16th Latin-American Test Symposium LATS 2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2005.34"},{"key":"ref6","article-title":"A Programmable Memory BIST for Embedded Memory","author":"hong","year":"2008","journal-title":"SoC Design Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368474"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8349666"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343900"},{"journal-title":"White Paper","article-title":"Everything You Wanted to Know About SOC Memory","year":"2011","key":"ref2"},{"key":"ref9","article-title":"A Memory Grouping Method for Sharing Memory BIST Logic","author":"miyazaki","year":"2006","journal-title":"Asia and South Pacific Conference on Design Automation"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"351","DOI":"10.1109\/JPROC.2010.2040205","article-title":"The Economic Limit to Moore’s Law","volume":"98","author":"rupp","year":"2010","journal-title":"Proceedings of the IEEE"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704566.pdf?arnumber=8704566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:48:15Z","timestamp":1658155695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704566","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}