{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:32:28Z","timestamp":1730280748839,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704591","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T18:53:07Z","timestamp":1556823187000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Mixed-level identification of fault redundancy in microprocessors"],"prefix":"10.1109","author":[{"given":"Adeboye Stephen","family":"Oyeniran","sequence":"first","affiliation":[]},{"given":"Raimund","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"Maksim","family":"Jenihhin","sequence":"additional","affiliation":[]},{"given":"Cemil Cem","family":"Gursoy","sequence":"additional","affiliation":[]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref31","article-title":"MiniMIPS ISA"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2356612"},{"key":"ref10","first-page":"1693","article-title":"Fault Diagnosis in Combinational Circuits by Solving Boolean Differential Equations","volume":"40","author":"ubar","year":"1980","journal-title":"Automation and Remote Control"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2005.15"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485343"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.40"},{"article-title":"Gate Exhaustive Testing","year":"2005","author":"cho","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.78"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"key":"ref17","article-title":"Sequential Fault Modeling and TPG for CMOS It","volume":"49","author":"psarakis","year":"2000","journal-title":"Logic Arrays IEEE Trans on Comp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.5992"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000866"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197678"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.75"},{"article-title":"Delay Fault Testing for VLSI Circuits","year":"1998","author":"kristic","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2014.6962090"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123432"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606609"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.104.0278"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2018.8474081"},{"key":"ref9","article-title":"Hierarchical Pattern Faults for Describing Logic Circuit Failure Mechanisms","author":"keller","year":"1994","journal-title":"US Patent"},{"key":"ref1","article-title":"VLSI Test Principles and Architectures","author":"wang","year":"2006","journal-title":"Design for Testability"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889551"},{"key":"ref22","article-title":"Employing Functional Analysis to Study Fault Models in VHDL","volume":"1","author":"kumar","year":"2012","journal-title":"International Journal of Scientific Engineering and Technology"},{"article-title":"A Behavioral Test Generation Algorithm","year":"1994","author":"cho","key":"ref21"},{"article-title":"RT Level Modeling and Test Evaluation Techniques for VLSI Circuits","year":"2000","author":"thaker","key":"ref24"},{"key":"ref23","article-title":"Essentials of Electronic Testing for Digital","author":"bushnell","year":"2013","journal-title":"Memory and Mixed-Signal VLSI Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.186"},{"key":"ref25","article-title":"SBST of embedded processors","volume":"54","author":"kranitis","year":"2005","journal-title":"IEEE Transactions on Computers"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704591.pdf?arnumber=8704591","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:48:15Z","timestamp":1658141295000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704591\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704591","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}