{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T12:31:16Z","timestamp":1761395476471,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704612","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T18:53:07Z","timestamp":1556823187000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["A Semi-analytical Model for Interconnect Open Defects in FinFET Logic Cells"],"prefix":"10.1109","author":[{"given":"Freddy","family":"Forero","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Galliere","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michel","family":"Renovell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Victor","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.177407"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2128","DOI":"10.1016\/j.mee.2008.05.034","article-title":"Overview of dual damascene integration schemes in cu beol integration","volume":"85","author":"k","year":"2008","journal-title":"Microelectronic Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2648843"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907255"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510888"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643593"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2016.7519305"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7046976"},{"year":"0","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2397934"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2323216"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.909796"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2012.6401565"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2011.2169807"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.72"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.38"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704612.pdf?arnumber=8704612","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T10:49:04Z","timestamp":1658141344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704612\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704612","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}