{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:32:34Z","timestamp":1730280754003,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704615","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:07Z","timestamp":1556837587000},"page":"1-6","source":"Crossref","is-referenced-by-count":3,"title":["Fault Mitigation of Switching Lattices under the Stuck-At-Fault Model"],"prefix":"10.1109","author":[{"given":"Lorena","family":"Anghel","sequence":"first","affiliation":[]},{"given":"Anna","family":"Bernasconi","sequence":"additional","affiliation":[]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Frontini","sequence":"additional","affiliation":[]},{"given":"Gabriella","family":"Trucco","sequence":"additional","affiliation":[]},{"given":"Ioana","family":"Vatajelu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2661632"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.206"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2032356"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1126\/science.1066192"},{"journal-title":"ITRS 2011 Edition","article-title":"The International Technology Roadmap for Semiconductors","year":"2011","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657045"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232211"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393250"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2996192"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3149-1"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1038\/nature08940","article-title":"Memristive switches enable stateful logic operations via material implication","volume":"464","author":"borghetti","year":"2010","journal-title":"Nature"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.170"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/14\/4\/311"},{"key":"ref5","article-title":"Rram defect modeling and failure analysis based on march test and a novel squeeze-search scheme","author":"chen","year":"2014","journal-title":"IEEE Transactions on Computers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116247"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2231683"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009040"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3154-4"},{"key":"ref22","article-title":"Challenges and solutions in emerging memory testing","author":"vatajelu","year":"2018","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-016-1608-8"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"key":"ref26","article-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3.0","author":"yang","year":"1991","journal-title":"User Guide Microelectronic Center"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1038\/nature09749"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704615.pdf?arnumber=8704615","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:49:04Z","timestamp":1658155744000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704615\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704615","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}