{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T09:32:36Z","timestamp":1730280756198,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704636","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:07Z","timestamp":1556837587000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Identification of Logic Paths Influenced by Severe Coupling Capacitances"],"prefix":"10.1109","author":[{"given":"I. D.","family":"Meza-Ibarra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Champac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Gomez-Fuentes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J. R.","family":"Noriega","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Vera-Marquina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"A test framework for interconnection open defects","author":"fuentes","year":"2007","journal-title":"PhD thesis"},{"key":"ref11","article-title":"An Strategy to Test Interconnection Opens Considering Coupling Capacitances","author":"giron","year":"2003","journal-title":"Master’s thesis MsC Thesis National Institute for Astrophysics Optics and Electronics"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5085-z"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2001.955011"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.842798"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643593"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966731"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041865"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/1996\/25839"},{"article-title":"Iscas high-level models","year":"1985","author":"hansen","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639695"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2006.342429"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643579"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"641","DOI":"10.1109\/TEST.1998.743208","article-title":"Test generation in vlsi circuits for crosstalk noise","author":"chen","year":"1998","journal-title":"Test Conference 1998 Proceedings International"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016875"},{"journal-title":"Introduction to Algorithms","year":"2009","author":"cormen","key":"ref7"},{"journal-title":"Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems","year":"2014","author":"bhuvaneswari","key":"ref2"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"85","DOI":"10.1023\/A:1011179007753","article-title":"Detectability Conditions of Full Opens in the Interconnections","volume":"17","author":"champac","year":"2001","journal-title":"Journal of Electronic Testing Theory and Applications"},{"key":"ref9","first-page":"1","article-title":"Cmos ic fault models, physical defect coverage, and iddq testing","volume":"13","author":"fritzemeier","year":"1991","journal-title":"Proc Custom Integ Circuits Conf (CICC)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041780"},{"key":"ref22","first-page":"178","article-title":"A fast algorithm for critical path tracing in vlsi digital circuits","author":"wu","year":"2005","journal-title":"null"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/22.238517"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","start":{"date-parts":[[2019,3,11]]},"location":"Santiago, Chile","end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704636.pdf?arnumber=8704636","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:48:15Z","timestamp":1658155695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704636\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704636","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}