{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:42:08Z","timestamp":1776530528387,"version":"3.51.2"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,3,1]],"date-time":"2019-03-01T00:00:00Z","timestamp":1551398400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,3]]},"DOI":"10.1109\/latw.2019.8704647","type":"proceedings-article","created":{"date-parts":[[2019,5,2]],"date-time":"2019-05-02T22:53:07Z","timestamp":1556837587000},"page":"1-6","source":"Crossref","is-referenced-by-count":20,"title":["Comparing Exhaustive and Random Fault Injection Methods for Configuration Memory on SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Fabio","family":"Benevenuti","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Soft error mitigation using prioritized essential bits","author":"le","year":"2012"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906747"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2018.8533235"},{"key":"ref6","article-title":"Triple module redundancy design techniques for Virtex FPGAs","author":"carmichael","year":"2006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MASSP.1987.1165576"},{"key":"ref5","article-title":"Device reliability report: First half 2017","year":"2017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1111\/j.1469-1809.1936.tb02137.x"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2010.2087355"},{"key":"ref2","first-page":"132","author":"tonfat","year":"2016","journal-title":"Method to Analyze the Susceptibility of HLS Designs in SRAM-Based FPGAs Under Soft Errors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2784367"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977150"}],"event":{"name":"2019 IEEE Latin American Test Symposium (LATS)","location":"Santiago, Chile","start":{"date-parts":[[2019,3,11]]},"end":{"date-parts":[[2019,3,13]]}},"container-title":["2019 IEEE Latin American Test Symposium (LATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8700506\/8704547\/08704647.pdf?arnumber=8704647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:48:15Z","timestamp":1658155695000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8704647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/latw.2019.8704647","relation":{},"subject":[],"published":{"date-parts":[[2019,3]]}}}