{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,4,18]],"date-time":"2023-04-18T05:29:09Z","timestamp":1681795749233},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,1]]},"DOI":"10.1109\/lca.2014.2298412","type":"journal-article","created":{"date-parts":[[2014,1,31]],"date-time":"2014-01-31T17:53:29Z","timestamp":1391190809000},"page":"46-49","source":"Crossref","is-referenced-by-count":2,"title":["Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations"],"prefix":"10.1109","volume":"14","author":[{"given":"Rui","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wangyuan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798241"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363733"},{"key":"ref13","author":"zhang","year":"2003","journal-title":"Hotleakage A Temperature-Aware Model of Subthreshold and Gate Leakage for Architects"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref15","article-title":"Memory Prefetching Using Adaptive Stream Detection","author":"hur","year":"2006","journal-title":"Proc 39th Ann IEEE\/ACM Int?l Symp Microarchitecture (MICRO)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454130"},{"key":"ref17","article-title":"Opportunities for Cache Friendly Process Scheduling","author":"koka","year":"2005","journal-title":"Workshop on the Interaction between Operating Systems and Computer Architecture"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250620"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771791"},{"key":"ref4","article-title":"New Paradigm of Predictive MOSFET and Interconnect Modeling for Early Circuit Design","author":"cao","year":"2000","journal-title":"Proc IEEE Custom Integrated Circuits Conf (CICC)"},{"key":"ref3","year":"0"},{"key":"ref6","article-title":"A Novel Non-Volatile Memory With Spin Torque Transfer Magnetization Switching: Spin-RAM","author":"hosomi","year":"2005","journal-title":"Proc IEEE Int Electronic Device Meeting (IEDM)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798259"},{"key":"ref8","author":"muralimanohar","year":"2014","journal-title":"CACTI 6 0 A Tool to Understand Large Caches"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2004.1327983"},{"key":"ref2","article-title":"Macro-Model of Spin-Transfer Torque Based Magnetic Tunnel Junction Device","author":"zhao","year":"2006","journal-title":"Proc IEEE Int Behavioral Model Simulation Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555761"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"554","DOI":"10.1145\/1391469.1391610","article-title":"circuit and microarchitecture evaluation of 3d stacking magnetic ram (mram) as a universal memory replacement","author":"xiangyu dong","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7128787\/06704740.pdf?arnumber=6704740","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:49Z","timestamp":1642003489000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6704740\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1]]},"references-count":20,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2298412","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2015,1]]}}}