{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,2]],"date-time":"2026-04-02T09:42:55Z","timestamp":1775122975432,"version":"3.50.1"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,1,1]]},"DOI":"10.1109\/lca.2014.2329873","type":"journal-article","created":{"date-parts":[[2015,6,19]],"date-time":"2015-06-19T18:38:17Z","timestamp":1434739097000},"page":"30-33","source":"Crossref","is-referenced-by-count":2,"title":["Epoch Profiles: Microarchitecture-Based Application Analysis and Optimization"],"prefix":"10.1109","volume":"14","author":[{"given":"Trevor E.","family":"Carlson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Nilakantan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mark","family":"Hempstead","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Heirman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835975"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1534909.1534910"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref5","author":"jin","year":"1999"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/781131.781159"},{"key":"ref1","first-page":"76","article-title":"Microarchitecture optimizations for exploiting memory-level parallelism","author":"chou","year":"0","journal-title":"Proc 31st Annu Int Symp Comput Arch"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7128787\/07128801.pdf?arnumber=7128801","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:49Z","timestamp":1642003489000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7128801\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,1]]},"references-count":6,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2329873","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2015,1,1]]}}}