{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:09:16Z","timestamp":1775066956269,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2015,1,1]],"date-time":"2015-01-01T00:00:00Z","timestamp":1420070400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1319587"],"award-info":[{"award-number":["CCF-1319587"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,1,1]]},"DOI":"10.1109\/lca.2014.2332177","type":"journal-article","created":{"date-parts":[[2014,6,20]],"date-time":"2014-06-20T21:19:53Z","timestamp":1403299193000},"page":"9-12","source":"Crossref","is-referenced-by-count":106,"title":["Architectural Support for Mitigating Row Hammering in DRAM Memories"],"prefix":"10.1109","volume":"14","author":[{"given":"Dae-Hyun","family":"Kim","sequence":"first","affiliation":[]},{"given":"Prashant J.","family":"Nair","sequence":"additional","affiliation":[]},{"given":"Moinuddin K.","family":"Qureshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2002.1029773"},{"key":"ref3","first-page":"12.4.1","article-title":"Memory technology trend and future challenges","year":"2010","journal-title":"Proc IEEE Int Electron Devices Meeting"},{"key":"ref10","first-page":"14","article-title":"Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling","year":"2009","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1017\/CBO9781139195065","author":"taur","year":"2009","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref11","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"r daly j kim c fallin j h lee d lee c wilkerson k lai and o mutlu","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.766820"},{"key":"ref8","year":"0"},{"key":"ref7","article-title":"Usimm: The utah simulated memory module","author":"r balasubramonian m shevgoor s h pugsley a n udipi a shafiee k sudan m awasthi and z chishti","year":"2012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3938\/jkps.56.643"},{"key":"ref9","year":"0"},{"key":"ref1","first-page":"34","article-title":"S-RCAT (sphere-shaped-recess-channel-array transistor) technology for 70nm DRAM feature size and beyond","year":"2005","journal-title":"VLSI Symp Dig Tech Papers"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7128787\/06840960.pdf?arnumber=6840960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:04:49Z","timestamp":1642003489000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6840960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,1,1]]},"references-count":11,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2332177","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2015,1,1]]}}}