{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T23:02:22Z","timestamp":1773961342208,"version":"3.50.1"},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["#2084.001"],"award-info":[{"award-number":["#2084.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004316","name":"IBM","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004316","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"SRC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100006234","name":"Sandia National Laboratories","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100006234","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/lca.2014.2340873","type":"journal-article","created":{"date-parts":[[2014,7,18]],"date-time":"2014-07-18T14:40:49Z","timestamp":1405694449000},"page":"103-106","source":"Crossref","is-referenced-by-count":19,"title":["Architectural Reliability: Lifetime Reliability Characterization and Management ofMany-Core Processors"],"prefix":"10.1109","volume":"14","author":[{"given":"William","family":"Song","sequence":"first","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Saibal","family":"Mukhopadhyay","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudhakar","family":"Yalamanchili","sequence":"additional","affiliation":[{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540721"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654250"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2008810"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844476"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844466"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"ref12","article-title":"Microelectronics reliability: Physics-of-failure based modeling and lifetime evaluation","author":"white","year":"2008"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653749"},{"key":"ref2","first-page":"186","article-title":"Maestro: Orchestrating lifetime reliability in chip multiprocessors","year":"2010","journal-title":"Proc 5th Int Conf High Perform Embedded Architect Compilers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.28"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636090"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7366618\/06860268.pdf?arnumber=6860268","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,19]],"date-time":"2026-03-19T20:06:02Z","timestamp":1773950762000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6860268\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":12,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2340873","relation":{},"ISSN":["1556-6056","1556-6064","2473-2575"],"issn-type":[{"value":"1556-6056","type":"print"},{"value":"1556-6064","type":"electronic"},{"value":"2473-2575","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}