{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,23]],"date-time":"2025-04-23T04:11:44Z","timestamp":1745381504502},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"People Programme (Marie Curie Actions) of the European Union's Seventh Framework Programme","award":["FP7\/2007-2013","327744"],"award-info":[{"award-number":["FP7\/2007-2013","327744"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/lca.2014.2355195","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T01:58:33Z","timestamp":1410919113000},"page":"144-147","source":"Crossref","is-referenced-by-count":3,"title":["On the Energy-Efficiency of Byte-Addressable Non-Volatile Memory"],"prefix":"10.1109","volume":"14","author":[{"given":"Hans","family":"Vandierendonck","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmad","family":"Hassan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios S.","family":"Nikolopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"minas","year":"2012"},{"key":"ref11","first-page":"69","article-title":"Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs","author":"mishra","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2011.4"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2401603.2401689"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref4","first-page":"8","article-title":"Full-system power analysis and modeling for server environments","author":"economou","year":"0","journal-title":"Proceedings of the Work on Modeling Benchmarking and Simulation"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871609"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508269"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485926"},{"key":"ref2","article-title":"Forging a future in memory—New technologies, new markets, new applications","author":"doller","year":"2010","journal-title":"Proc Hot Chips Tutorial"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref9","article-title":"Evaluating row buffer locality in future non-volatile main memories","author":"meza","year":"2012"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7366618\/06893025.pdf?arnumber=6893025","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:13Z","timestamp":1642004893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6893025\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":15,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2355195","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}