{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:16:43Z","timestamp":1763468203662,"version":"3.37.3"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/lca.2014.2357805","type":"journal-article","created":{"date-parts":[[2014,9,17]],"date-time":"2014-09-17T01:16:03Z","timestamp":1410916563000},"page":"160-163","source":"Crossref","is-referenced-by-count":8,"title":["Thread Lock Section-Aware Scheduling on Asymmetric Single-ISA Multi-Core"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9823-7342","authenticated-orcid":false,"given":"Nikola","family":"Markovic","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Nemirovsky","sequence":"additional","affiliation":[]},{"given":"Osman","family":"Unsal","sequence":"additional","affiliation":[]},{"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Crista","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2011","key":"ref10"},{"year":"2011","key":"ref11"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/PACT.2011.18"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/1755913.1755929"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/1945023.1945032","article-title":"Efficient interaction between OS and architecture in heterogeneous platforms","volume":"45","year":"2011","journal-title":"Operating Syst Rev"},{"key":"ref15","first-page":"177","article-title":"Fairness-aware scheduling on single-ISA heterogeneous multi-cores","author":"van craeynest","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ISCA.2012.6237019"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISCA.1995.524546"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1145\/2150976.2151001"},{"year":"2011","author":"greenhalgh","key":"ref3"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1145\/1755913.1755928"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/2485922.2485936"},{"key":"ref8","first-page":"469","article-title":"McPAT: An integrated power, area, and timing modeling framework for multicore architectures","author":"li","year":"0","journal-title":"Proc 42nd Annu IEEE\/ACM Int Symp Microarchit"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ISCA.2004.1310764"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2063384.2063454"},{"key":"ref1","first-page":"1","article-title":"Dynamic thread assignment on heterogeneous multiprocessor architectures","volume":"10","author":"becchi","year":"2008","journal-title":"J Instruction-Level Parallelism"},{"year":"0","journal-title":"Proc Workshop Exp Comput Sci","article-title":"Quantifying the cost of context switch","key":"ref9"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7366618\/06899614.pdf?arnumber=6899614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:13Z","timestamp":1642004893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6899614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":17,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2357805","relation":{},"ISSN":["1556-6056"],"issn-type":[{"type":"print","value":"1556-6056"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}