{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:48:48Z","timestamp":1774716528140,"version":"3.50.1"},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100000867","name":"CSC","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000867","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100012164","name":"863 Program","doi-asserted-by":"crossref","award":["2012AA010905"],"award-info":[{"award-number":["2012AA010905"]}],"id":[{"id":"10.13039\/501100012164","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61070037"],"award-info":[{"award-number":["61070037"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61272143"],"award-info":[{"award-number":["61272143"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61272144"],"award-info":[{"award-number":["61272144"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61103016"],"award-info":[{"award-number":["61103016"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"NSFC","doi-asserted-by":"publisher","award":["61202121"],"award-info":[{"award-number":["61202121"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100007085","name":"NUDT","doi-asserted-by":"crossref","award":["B120607"],"award-info":[{"award-number":["B120607"]}],"id":[{"id":"10.13039\/501100007085","id-type":"DOI","asserted-by":"crossref"}]},{"name":"RFDP","award":["20114307120013"],"award-info":[{"award-number":["20114307120013"]}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1318298"],"award-info":[{"award-number":["CCF-1318298"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Comput. Arch. Lett."],"published-print":{"date-parts":[[2015,7,1]]},"DOI":"10.1109\/lca.2014.2359882","type":"journal-article","created":{"date-parts":[[2014,9,23]],"date-time":"2014-09-23T19:06:01Z","timestamp":1411499161000},"page":"90-93","source":"Crossref","is-referenced-by-count":14,"title":["Adaptive Cache and Concurrency Allocation on GPGPUs"],"prefix":"10.1109","volume":"14","author":[{"given":"Zhong","family":"Zheng","sequence":"first","affiliation":[]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Mikko","family":"Lipasti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454152"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1735688.1735702"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835938"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540718"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304582"},{"key":"ref8","first-page":"157","article-title":"Neither more nor less: Optimizing thread-level parallelism for GPGPUs","author":"kay?ran","year":"0","journal-title":"Proc Int Conf Parallel Archit Compilation Tech"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451158"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref9","article-title":"Orchestrating thread scheduling and cache management to improve memory system throughput in throughput processors","author":"li","year":"2014"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919648"}],"container-title":["IEEE Computer Architecture Letters"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10208\/7366618\/06907961.pdf?arnumber=6907961","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:13Z","timestamp":1642004893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6907961\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7,1]]},"references-count":11,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/lca.2014.2359882","relation":{},"ISSN":["1556-6056"],"issn-type":[{"value":"1556-6056","type":"print"}],"subject":[],"published":{"date-parts":[[2015,7,1]]}}}